### PowerPC Reference Platform Specification Version 1.1

Document Editor: Dr. Mark Dean Document Editor: Arthur Adkins

11400 Burnet Rd. Austin, TX 78758

Original Signed by Dr. Mark Dean, October 14, 1994 Director, Power Personal Systems Architecture

> Document Created: October 14, 1994 Next Revision/Review Date: July 1, 1995

### THIS DOCUMENT IS AT AN APPROVED VERSION 1.1 LEVEL

The responsibility for using the latest version of this document lies with the user of the document. To verify that you have the latest version, contact either Motorola or IBM. Also, verify that your copy is not older than the next revision date. If a new version is available, it should be used and this version should be discarded.

#### LICENSE INFORMATION

Copyright: To the extent that IBM has a right in the *PowerPC Reference Platform Specification* (including accompanying source code samples), IBM authorizes you to copy and distribute this publication (including accompanying source code samples) in any form, without payment to IBM, for the purpose of developing original publications, code or equipment (except integrated circuit processors) which conform to this publication (including accompanying source code samples) and for the purpose of using, reproducing, marketing, and distributing such original publications, code or equipment (except integrated circuit processors). This authorization applies to the content of this specification only and not to the referenced material.

In consideration you agree to include on each reproduction of any portion of these publications (including accompanying source code samples) or any derivative works based thereon that are marketed or distributed to others a copyright notice as follows: "(C) Copyright (your company name), (year). All rights reserved."

You are responsible for payment of any taxes, including personal property taxes, resulting from this authorization. If you fail to comply with the above terms, your authorization terminates.

Patents: IBM and others may have patents or pending patent applications or other intellectual property rights covering the subject matter described herein. This document neither grants or implies a license or immunity under any IBM or third party patents, patent applications or other intellectual property rights other than as expressly provided in the above copyright license. IBM assumes no responsibility for any infringement of third party rights resulting from your use of the subject matter disclosed in, or from the manufacturing, use, lease or sale of products described in, this document.

Licenses under IBM's utility patents in the field of information handling systems are available on reasonable and non-discriminatory terms. IBM does not grant licenses to its appearance design patents. Direct your licensing inquiries in writing to the IBM Director of Licensing, International Business Machines Corporation, 208 Harbor Drive - MS#7, Stamford, CT 06904.

Third Edition - Version 1.1 (October 1994)

© Copyright International Business Machines Corporation 1994. All rights reserved.

Note to U.S. Government Users — Documentation related to restricted rights — Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp.

#### NOTICES

The following paragraph does not apply to the United Kingdom or any country where such provisions are inconsistent with local law. In such countries, the minimum country warranties will apply.

INTERNATIONAL BUSINESS MACHINES CORPORATION PROVIDES THIS PUBLICATION (INCLUDING ACCOMPANYING SOURCE CODE EXAMPLES) "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. THE DISCLAIMER OF WARRANTY APPLIES NOT ONLY TO THE PUBLICATION (INCLUDING ACCOMPANYING SOURCE CODE EXAMPLES) BUT ALSO TO ANY COMBINATIONS, INCORPORATIONS, OR OTHER USES OF THE PUBLICATION (INCLUDING ACCOMPANYING SOURCE CODE EXAMPLES) UPON WHICH A CLAIM COULD BE BASED.

Some states do not allow disclaimers of express or implied warranties in certain transactions; therefore, this statement may not apply to you.

These materials could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in, or accompanying, this publication at any time.

It is possible that this publication may contain reference to, or information about, IBM products (machines and programs), programming, or services that are not announced in your country. Such reference or information must not be construed to mean that IBM intends to announce such IBM products, programming, or services in your country.

Requests for copies of this publication or for technical information about IBM products described herein should be directed to IBM Microelectronics or to Motorola.

It is not the intention of the *PowerPC Reference Platform Specification* to address all system environments which use PowerPC microprocessors. Some environments (such as high-end technical and commercial servers, PDAs or set top boxes) may find other reference specifications more appropriate. Contact other standards bodies for system environments not covered by this *PowerPC Reference Platform Specification*.

#### TRADEMARKS AND SERVICE MARKS

Trademarks or service marks of the IBM Corporation in the United States or other countries are denoted by an asterisk (\*) on their first occurrence in this publication.

Trademarks or service marks of other corporations are denoted by a double asterisk (\*\*) on their first occurrence in this publication. See the section entitled "Trademark Information" for a complete listing of trademarks and the companies that own them.

### **Preface**

This version of the *PowerPC Reference Platform Specification* includes changes and enhancements which have been suggested by reviewers within the team which is developing this specification. In addition, valuable suggestions and experience have been obtained by interacting with users of this specification and from participants in classes on this subject. This information has been incorporated into this version of the specification.

- 1 The editors acknowledge the contributions of John Osman, Keith Diefendorff, Steve Johns, Susumu
- Shimotono, Haruo Sugi, Charles Barbour, Glen Miranker, and Spencer Worley, who developed some of this material. Rich Oehler and Ron Hochsprung provided overall review and contributed along with Luan
- / Nguyen, Mitch Bradley, and David Kahn to the Open Firmware material. Sections of this document were developed using design documents developed by Rich Bealkowski, Ralph Begun, Sunny Lam, Frank Levine,
- / Eliseo Pena, Jim Peterson, Randy Swanberg, Howard Tanner, Ken Uplinger, Koichi Kii, Barry Wolford,
- Wendel Voigt. Portions of the software appendices were contributed by Walt Daniels, Bob Stephens,
- / Ken Borgendale, Catherine Wildermuth, Jim Mott, Steven Zucker, Abe Ellenberg, John O'Quin, Conrad
- / Sloat, and Bob Willcox. Phil Gerskovich and Judy Chavis have contributed by promoting the specification.
- / Bill Hufler and Andrew Lucchesi handled the publication details. Brad Frey, Ray Pedersen, Sean Curry,
- / Steve Thurber, and Kumar Ranganathan have provided comments and information.
- / Linda Buckley's and David Tjon's departments, including Don McCauley, Ken Nordhauser, Shien-Tai Pan, Yongjae Rim, Allan Steel, Gary Tsao, and Furong Zhang, have helped immensely by contributing to sections based on their experience providing training to users of this specification.
- Peter Bahrs, Ram Gupta and Ramon Pantin have contributed to this specification by reviewing the docu-
- l ment and representing IBM software in the workgroup for the PowerPC processor binding to IEEE 1275.

## Contents

	1.0 Introduction	
	1.1 PowerPC Reference Platform Philosophy	 25
	1.2 Purpose of Document	 25
	1.3 PowerPC Reference Platform Goals	 26
	1.4 Scope	 27
/	1.5 PowerPC Reference Platform Brand and Certification	 28
	2.0 Hardware Configuration	 31
	2.1 Processor Subsystem	 31
	2.2 Memory Subsystems	 32
	2.3 Storage Subsystems	 34
	2.4 Human Interface Subsystems	 36
	2.5 Real-Time Clock	 38
	2.6 Connectivity Subsystems	 39
	2.7 Expansion Bus(es)	 39
	2.8 Additional Subsystems	40
	2.9 Industry Interface Standards	40
	2.10 System Configurations	 45
	3.0 Architecture Guidance	 51
	3.1 System Topology and Coherence	 51
	3.2 System Memory	 51
	3.3 I/O Memory	 53
	3.4 System I/O	
	3.5 Self-Modifying Code	 54
	Resource Locking	55
	3.7 Bus Errors and Unsupported Bus Transactions	55
	3.8 Memory Map	 56
	3.9 Memory Ordering	60
	3.10 Configuration and Diagnostics	60
	3.11 Power Management	 61
	3.12 Bi-Endian Support	65
	3.13 Multiprocessor Considerations	 69
	3.14 Alignment Considerations	
/	3.15 Support for Loads and Stores to System I/O Bus	
	3.16 Cache-Inhibited Loads and Stores to System Memory	 75
	3.17 PowerPC Architecture Features Not Recommended	 78
	4.0 Machine Abstractions	83
	4.1 Abstraction Example	84
	4.2 Abstraction Software Components	 85
	4.3 Boot-Time Abstraction Software	85
	4.4 Run-Time Abstraction Software	 85
	5.0 Boot Process and Firmware	89
	5.1 Establishing Cold-Start Transient State	90
	5.2 Locating the Load Image	91
	5.3 Loading the Load Image	94
	5.4 Transferring System Control to Load Image	96
	5.5 NVRAM	 97
	5.6 Residual Data	 104

	5.7 Open Firmware Extension for PowerPC Reference Platform				116
	6.0 Reference Implementation				119
	6.1 Memory and I/O Map				120
	6.2 Processor Complex Components				
	6.3 I/O Complex Components				
	6.4 Endian Switching Process				
	6.5 Devices and Subsystems Used				
	6.6 Base Configuration and Capacities				
	6.7 Upgrade Slot Definition				
	on opgrade stor Bermitten	•	•	•	1 17
	Appendix A. Implementation Examples				179
	A.1 Portable				
	A.2 Energy-Managed Workstation				
	A.3 Medialess				
	A.4 Technical Workstation				
	A.5 Server				
	A.6 Symmetric Multiprocessor				
,	•				
′	A.7 A Proposed Diagnostic Strategy		٠.		207
	A PRINTER BY CH				200
	Appendix B. Bi-Endian Design Guidance				
	B.1 Little-Endian Address and Data Translation				
	B.2 Conforming Bi-Endian Designs				
	B.3 Software Support for Bi-Endian Operation				
	B.4 Bi-Modal Devices				
	B.5 Future Directions in Bi-Endian Architecture				220
	Appendix C. Additional Compliant Subsystems and Devices				
/	C.1 Native Subsystems				
	C.2 PCI Subsystems				
	C.3 PCMCIA Subsystems				
	C.4 ISA Subsystems				225
	C.5 Regional Device Characteristics				226
	Appendix D. Windows NT				227
	D.1 Operating System Scope				227
	D.2 Operating System Version				227
/	Operating System Environment				
	D.4 Operating System Configuration				227
	D.5 Hardware Configuration Requirements				228
	D.6 Hardware Configuration Recommendations				
	D.7 Boot Time Abstraction Requirements				
	D.8 Hardware Abstraction Layer				230
	D.9 Device Driver Model				232
	D.10 Multiprocessing Model				232
	D.11 Application Model				232
	D.12 Configuration Summary Table				
	D.12 Configuration Summary Table				<i>_J</i> _J
	Annandiy E AIV				225
	Appendix E. AIX				235
	E.1 Operating System Scope				235
,	E.2 Operating System Version				235
/	E.3 Operating System Environment				235
	E.4 Operating System Configuration				236
	E.5 Hardware Configuration Requirements				236
	E.6 Hardware Configuration Recommendations				238

	E.7 Boot Time Abstraction Requirements	
	E.8 Hardware Abstraction Layer	
	E.9 Device Driver Model	
	E.10 Multiprocessing Model	
	E.11 Application Model	
	E.12 Configuration Summary Table	. 242
	Appendix F. Workplace OS	245
	F.1 Operating System Scope	
	F.2 Operating System Version	
,	Operating System Environment	
	F.4 Operating System Configuration	
	F.5 Hardware Configuration Requirements	
	F.6 Hardware Configuration Recommendations	
	F.7 Boot Time Abstraction Requirements	
	F.8 Hardware Abstraction Layer	
	F.9 Device Driver Model	
	F.10 Multiprocessing Model	
	F.11 Application Model	
	F.12 Configuration Summary Table	250
	Appendix G. Solaris	
/	G.1 Operating System Scope	
/	G.2 Operating System Version	
/	Operating System Environment	
/	G.4 Operating System Configuration	
/	G.5 Hardware Configuration Requirements	
/	G.6 Hardware Configuration Recommendations	256
/	G.7 Boot Time Abstraction Requirements	256
/	G.8 Hardware Abstraction Layer	256
/	Device Driver Model	258
/	G.10 Multiprocessing Model	258
/	G.11 Application Model	258
	G.12 Configuration Summary Table	
	Appendix H. Taligent	261
	Appendix I. PowerPC Supplement to IEEE 1275	263
	I.1 Overview	263
	I.2 References and Terms	268
	I.3 Data Formats and Representations	269
	I.4 Packages	
	I.5 Properties	271
	I.6 Methods	274
	I.7 Client Interface Requirements	
	I.8 Client Program Requirements	
	I.9 User Interface Requirements	
	I.10 Configuration Variables	
	I.11 Terminal Emulator Support Package	
	I.12 Extensions for PowerPC Based Systems	
	In a second for to well a based by stories	. 207
	Appendix J. Plug and Play Extensions	293
	Annendix K. Dumn of Residual Data	297

Obtaining Additional Information
Bibliography
Acronyms and Abbreviations
Glossary
Trademark Information
Index         317           END OF DOCUMENT         317

# **Figures**

	1.	Nine-Pin Serial Connector Pin Arrangement	. 42
	2.	Connector Nine-Pin Arrangement	. 42
	3.	Typical PowerPC Reference Platform System Topology	
	4.	Example of a Memory Map Alternative 1	. 58
	5.	Example of a Memory Map Alternative 2	. 59
	6.	Macro Power Management Model	. 63
	7.	Example of a C Structure Showing Values of the Elements	
	8.	Example of an Assembly Language Code Fragment	. 68
	9.	Abstraction Software for Various Platforms	
	10.	Software Abstraction Layers	. 86
	11.	Boot Process Overview	
	12.	Boot Record Detail View	
	13.	Partition Table Entry	
	14.	Partition Table Entry Format for an Extended Partition	. 93
	15.	PowerPC Reference Platform Partition Table Entry Format for Conventional Firmware	
/	16.	Layout of the 0x41-Type Partition	
/	17.	NVRAM Map	
	18.	PowerPC Reference Platform Recommended Desktop System	. 120
	19.	Reference Implementation Memory Map	
	20.	Reference Implementation Contiguous Memory Map	
	21.	Reference Implementation Discontiguous Memory Map	. 124
	22.	I/O Master View of I/O Map	
	23.	I/O Master View of Memory Map	. 127
	24.	Register Bit Numbering	. 132
	25.	Map of CMOS on DS1385S	. 145
	26.	Instruction Stream to Switch Endian Modes	
	27.	Upgrade Slot Synchronous Signal Timings	. 155
	28.	L2 Control Signal Timings	. 157
	29.	WT L2 Response to Read Misses	. 161
	30.	WT L2 Response to Burst READ Hits	. 162
	31.	WT L2 Response to Single-Beat READ Hits (1-8 bytes)	. 163
	32.	WT L2 Response to Write Cycles	. 164
	33.	CB L2 Response to Read Misses	. 167
	34.	CB L2 Response to Burst READ Hits	. 168
	35.	CB L2 Response to Single-Beat READ Hits (1-8 bytes)	. 169
	36.	CB L2 Response to Write Cycles	. 170
	37.	WT L2 Response to I/O Snoop Hits without PowerPC Processor Snoop Hit	. 171
	38.	CB L2 Response to I/O Snoop Hits with PowerPC Processor Snoop Hit	. 172
/	39.	256-KB L2 Block Diagram	. 173
/	40.	512-KB L2 Block Diagram	. 174
	41.	Upgrade/L2 Cache Connector	. 175
	42.	PowerPC Reference Platform Recommended Portable System	. 180
	43.	PowerPC Instruction Stream to Switch Endian Modes	. 181
	44.	PowerPC Reference Platform Recommen Energy-Managed Workstation	
	45.	Energy-Managed Workstation's Power States	
	46.	Recommended PowerPC Reference Platform Medialess System	
	47.	Recommended PowerPC Reference Platform Technical Workstation	. 194
	48.	PowerPC Reference Platform Symmetric Multiprocessor System	
/	49.	SMP Overview Processor and Memory Subsystems	. 197
/	50.	In-Line L2	
/	51.	Memory Controller/PCI Host Bridge	. 200

/		Interrupt Controller	202
/	53.	Global Registers (One per System)	204
/	54.	Per-Processor Registers (One per Processor)	205
/	55.	Interrupt Sources (Two-Processor Example)	206
	56.	Bi-Endian System with Bi-Endian Memory and I/O	213
	57.	Bi-Endian System with Bi-Endian I/O	216
	58.	Bi-Endian Apertures for the Graphics Subsystem	219
	59.	Design with a Full Bi-Endian Processor	222
	60.	Structure of the AIX Kernel	240
	61.	Workplace OS Structure	249
l	62.	ELF Note Section	276

## **Tables**

1.	History of Changes to the Specification	15
2.	Nine Serial Port Connector Signal and Pin Assignments	
3.	Mini Nine-Pin Serial Port Connector Signal and Pin Assignments	43
4.	Subsystem Components of PowerPC Reference Platform Systems	
5.	Operating System Requirements for Subsystem Components	
6.	Structure s in Big-Endian Order	
7.	Structure s in Little-Endian Order	68
8.	Instructions in Big-Endian Order	68
9.	Instructions in Little-Endian Order	69
10.	Specification for Handling of Alignment	
11.	Processor-Generated Load and Store Addresses to System I/O Buses	74
12.	Cache-Inhibited Load and Store Addresses to System Memory	77
13.	Translation of ISA I/O Addresses	125
14.	System I/O Address Map	128
15.	System Interrupt Assignments	136
16.	I/O Configuration Registers	137
17.	Registers in System I/O Space	137
18.	Register Map in I/O Memory	137
19.	System Interrupt Assignments	139
20.	Upgrade Connector Signal Definitions	150
21.	Upgrade Slot Synchronous Signal Timing and Load Parameters	156
22.	L2 Control Signal Timing and Load Parameters	157
23.	Upgrade Processor/L2 Cache Connector Pin Assignments	175
24.	Address Modification for Little-Endian Mode	209
25.	Bytes Accessed Versus Endian Mode	210
26.	Endian Mode Data Byte Reversal	211
27.	Byte Reversal, Unequal Bus Widths	212
28.	Effect of Hardware Changes on Windows NT	
29.	Hardware Requirements for Windows NT System Configurations	232
30.	Low Memory Area Definition	
31.	Hardware Requirements for AIX System Configurations	242
32.	Hardware Requirements for Workplace OS System Configurations	250
33.	Solaris Abstraction Components	257
34.	Hardware Requirements for Operating System Configurations	259
35.	Register Usage Conventions	
36.	Initial Register Values	
	Halt Arguments	281
38.	SGR Parameters	
39.	Color Table Values	284
40.	Acronyms and Abbreviations	309

## **Summary of Changes**

Table 1 lists changes for each version of this document from the initial Alpha Release in November 1993.

Changes which are clerical are not listed. Within the text, changes which have been made for the current

Version 1.1 are marked with a "I" symbol. Changes which were made for Version 1.0 are marked with a "/" symbol.

Table 1 (Page 1 of 9). History of Changes to the Specification		
Content of the Change	Reason for the Change	
Changes for the Beta Version of the specification		
Added Workplace OS material to the appendix and summarized it in the System Configuration section.	This material was not available for the Alpha release.	
Changed processor designation to "PowerPC 601."	This is a vendor-neutral designation.	
Changed heading and initial paragraph for Section 3.17, "PowerPC Architecture Features Not Recommended."	To clarify that these were system recommendations and not processor recommendations.	
Redrew portable diagram to match implementations.	To create a family resemblance in implementations.	
Added AIX memory map restrictions to the appendix and the memory map architecture section.	AIX requires reserved memory.	
Changed the hardware configuration section used the term "alphanumeric device" instead of keyboard.	This is an implementation-independent term.	
Showed recommendation for parity and ECC memory.	This subject was not addressed.	
Changed "main memory" to "system memory" in the multiprocessor appendix.	To make consist with the definitions in the memory map section.	
Made modifications of the I/O Master view of the Memory Map figure.	There was an error in the location of Flash ROM.	
Changed title of Section 2.9, "Industry Interface Standards," and defined keyboard interfaces as examples.	List of keyboard interfaces was not complete.	
Identified specific IDE standard.	To provide definition of IDE standard.	
LocalTalk added to Table 4 as recommended.	LocalTalk needed on other configurations.	
Added Ethernet adaptor and removed "ISA."	Section on Compliant Subsystem and Devices does not show IBM 16-bit and Ethernet adaptors.	
Serial ports 3 and 4 added to Table 14	Serial ports 3 and 4 were not covered in Reference Implementation.	
Modified the Workstation and Portable reference implementations.	To explain the number of sync instructions in the PowerPC 601 Endian switch example and to show an example for other processors.	

Content of the Change	Reason for the Change
Section deleted.	Firmware development information is not architecture and is too product-specific.
Spelled out MCA on first use and put in acronym table.	To differentiate from Music Corporation of America.
Added statement to require an abstraction.	To clarify that the software must protect self modified code from loss of coherency.
Referenced the different PCI buses in the figure for the technical workstation description in the appendix.	The description for a technical workstation's reference implementation needs to clarify that there are two PCI buses.
Some clarification added.	Some of the features in the section on Power Management Hardware Features needed to be clarified.
Clarified the effect on hardware and software if the operating system does not have an abstraction layer accessible to third parties.	Clarified the second note in the System Abstraction Layer section.
Clarified that direct store segments support is an option.	Previously unclear whether direct store support was required.
Clarified that cache inhibited string operations to System Memory do not need to be supported.	Inconsistency in the description of handling string operations.
Wording changes and references to the PowerPC architecture in the Hardware Configuration section.	Requirements are not clearly defined in the Hardware Configuration section.
Changed "should" to "recommended."	To make terminology consistent in the configuration and architecture sections.
Clarified the alignment requirements.	The alignment requirements reference an implementation and the rationale needs to be defined.
Made changes to Reference Implementation to address what was implemented and eliminated architectural alternatives.	Reference Implementation gave too many architectural alternatives.
Changed figure and description for ISA I/O master access to memory.	Description and figure for I/O masters did not match.
Included an energy-managed workstation in the appendix and deleted some equipment from the portable description.	The portable configuration described in the appendix contained components not found on portables.
Described the Bi-Modal graphics adaptor approach in the Endian appendix.	Need to describe Bi-Modal graphics adaptors.
Improved descriptions of AIX.	AIX appendix did not define the scope and version.
Edited for clarity in the Upgrade Slot Definition.	Some of the L2 cache protocol is not clear.
Inserted the map of the CMOS RAM in the Reference Implementation.	The map of CMOS RAM was not included.
Added new figures and text in the Machine Abstraction section.	To clarify the abstraction software requirements.

Table 1 (Page 3 of 9). History of Changes to the Speci	fication
Content of the Change	Reason for the Change
The tables in the operating system appendices and in the Hardware Configuration section were changed to remove VGA and allow 640-by-480 resolution.	To clarify graphics requirements for operating systems' hardware.
Added stand-alone diagnostics to "Configuration and Diagnostics."	Single user workstations may not need on-line diagnostics.
Audio subsystems in reference platform and portable implementation example now use Crystal Semiconductor CS4231 audio integrated circuit.	Design change.
Added description of Scatter/Gather DMA.	Clarification.
Deleted references to VGA Hardware Emulation.	VGA Hardware Emulation components were deleted from the design.
Clarified upgrade slot information.	Upgrade slot does not support multiprocessing.
Added an implementation example for MP Interrupts.	Additional level of detail.
Rewrote most of the Power Management section in architecture.	Rewrite was due to results of PM review meetings.
Provided details of support for suspend and hibernate states.	Clarification.
VPD section in Firmware section was moved to residual data section.	VPD is defined in residual data structure.
Defined NVRAM structure.	Definition of NVRAM was required.
Re-wrote Architecture Compliance Testing.	Added four phases of testing. Added section on branding.
Tagged index items and created index in the back of the document.	Index needed.
Changed "60x" to "PowerPC" or "PowerPC processor."	"60x" does not take into account 620 or future products.
Changed "CPU bus," "60x bus," "local bus" to "primary processor bus" or "PowerPC processor bus."	"60x" incorrect; consistency needed.
Changed RTC to NVRTC in Section 6.	NVRTC more accurate and not confused with 601 RTC.
Changed "conflict" to "corrupt" and "NT" to "Windows NT" in Section 6.	Clarification.
Changed "memory access" to "system memory address" in Section 6.	To ensure consistency and avoid confusion.
Removed "h" from hex nomenclature and changed "cache line" to "buffer line" in Section 6.	For consistency and clarification.
Deleted rows from System I/O Address Map table pertaining to "VGA Emulation."	Changed to reflect current I/O Address Map.

Content of the Change	Reason for the Change
Created acronym table.	To define acronyms for readers unfamiliar with them.
Created glossary.	To define terms and make specification usable to a diverse audience.
Added new information to Multiprocessor section in appendix.	More detail regarding symmetric multiprocessor systems needed.
Portable System section in Appendix A replaced with updated information.	For clarification and additional information.
Title of Section 3 changed to "Architecture Guidance."	"Guidance" clarifies intent of section.
New language inserted in Section 1.1 regarding interfaces.	Illustrates that key features of PowerPC Reference Platform architecture include use of industry standard interfaces.
New language added to Section 3.1 regarding system memory coherency.	Previously omitted.
Language in Appendix C regarding operating systems removed.	Necessary correction.
GTX Graphics Subsystem added to PCI Adapter list in Appendix C.	Previously omitted.
Rearranged information regarding multiprocessor interrupts in Section 3.	This information was extensive enough to warrants its own subsection.
Added information to multiprocessor section regarding in-line L2 caches.	To explain the need for in-line L2 caches in SMI systems.
Changes for Version 1.0	
Updated Appendix F and Hardware Configuration sections to clarify the requirements to support Workplace OS.	Some of the Workplace OS requirements were no clear.
Reorganized and reworded the subsystem description in Section 2.	Requirements were not crisply defined in the Hardware Configuration section.
Changed to a software-controlled setting of frame buffer and graphics registers in Section 2.4.4	Independent setting of the frame buffer and graphics registers is not required.
Clarified information regarding hardware coherency in Section 2.2.4.	I/O memory on the processor bus may not alway participate in the hardware coherency.
Changed the table of contents to just chapters and major sections within a chapter.	Table of contents was too detailed.
Several wording changes such as "directly attached" changed to "directly attached or built-in" in the Hardware Configuration section.	Some wording in the Hardware Configuration section does not consider portables.
Added a recommendation to provide scrolling capability.	Portable display devices may not have resolution as high as the recommended resolution.
Described the branding and certification in the Introduction.	Verification is not architecture.

Clarified the time base in the processors.  Clarified the time base in the processors.  Defined system requirements of I/O access from the processor.  Added warning that some operating systems do not maintain coherency.  Increased the minimum hardfile size to 120 MB.  Clarified hardfile implementation information.  Defined hardfile size as formatted, uncompressed space.  Media detection requirement added.  Indicated ISO 9660 required software support.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Clarified and expanded audio requirement.  Added Bi-Endian graphics adaptor requirement.  Added Bi-Endian graphics adaptor requirement.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added PCMCIA information in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined terms and corrected errors in the tables in  It was not clear what a slower frequency than the processor bus.  Bus bridge requirements were not clear.  AIX expects hardware-maintained coherency.  Hardfile size was too small for any operating system service.  Budrified bardware fund ocherency.  AIX expects hardware-maintained coherency.  Hardfile size was too small for any operating system service.  Budrified bardware fund ocherency.  AIX expects hardware-maintained coherency.  Hardfile size was too s	Content of the Change	Reason for the Change
Defined system requirements of I/O access from the processor.  Added warning that some operating systems do not maintain coherency.  Increased the minimum hardfile size to 120 MB.  Defined hardfile implementation information.  Defined hardfile size as formatted, uncompressed space.  Media detection requirement added.  Indicated ISO 9660 required software support.  Recommended wiring the CD-ROM directly to the audio subsystem.  Clarified and expanded audio requirements.  Clarified and expanded audio requirements.  Clarified and expanded audio requirement.  Added Bi-Endian graphics adaptor requirement.  Added Bi-Endian graphics adaptor requirement.  Added Day and the enhanced IDE.  Added Day and the enhanced IDE.  Added Day and the enhanced IDE.  Added Added Solaris information in Section 2.9.8.  Added PCMCIA information to Chapter 2 and Appendix G.  Enhanced IDE will have several advantages.  Added Solaris information to Chapter 2 and Appendix G.  Enhanced IDE will have several advantages.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Enhanced IDE will have several advantages.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Enhanced IDE will have several advantages.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Enhanced IDE will have several advantages.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  The PCMCIA requirements needed to be expanded.  Added information regarding Bi-Endian design in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Reformatted chapter 2 and 3 to separate requirements.	
Added Bi-Endian graphics adaptor requirements.  Added Bi-Endian graphics adaptor requirement.  Clarified DMA controller information.  Clarified DMA controller information in Section 2.9.8.  Added and updated references in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear why an operating system service needed.  The impacts on software of Bi-Endian design we not completely defined.  It was not clear what combinations of size and	Clarified the time base in the processors.	·
Increased the minimum hardfile size to 120 MB.  Increased the minimum hardfile size to 120 MB.  Clarified hardfile implementation information.  Defined hardfile size as formatted, uncompressed space.  Media detection requirement added.  Indicated ISO 9660 required software support.  ISO 9660 does not effect the hardware configuration  Recommended wiring the CD-ROM directly to the audio subsystem.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Added Bi-Endian graphics adaptor requirement.  Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  A smaller footprint is possible without a parallel port.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  The impacts on software of Bi-Endian design we not clear what combinations of size and leading the software of the tables in It was not clear what combinations of size and	Defined system requirements of I/O access from the processor.	Bus bridge requirements were not clear.
System.  Clarified hardfile implementation information.  Defined hardfile size as formatted, uncompressed space.  Media detection requirement added.  Indicated ISO 9660 required software support.  IISO 9660 does not effect the hardware configuration  Recommended wiring the CD-ROM directly to the audio subsystem.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Clarified and expanded audio requirements.  Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  A smaller footprint is possible without a parallel port.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added Added PCMCIA information in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Added warning that some operating systems do not maintain coherency.	AIX expects hardware-maintained coherency.
Defined hardfile size as formatted, uncompressed space.  Media detection requirement added.  Indicated ISO 9660 required software support.  Recommended wiring the CD-ROM directly to the audio subsystem.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Added Bi-Endian graphics adaptor requirement.  Added Bi-Endian graphics adaptor requirement.  Clarified DMA controller information.  DMA controllers should not alias.  Enhanced IDE will have several advantages.  PCI and PCMCIA requirements needed to be expanded.  Added Solaris information was missing.  Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Increased the minimum hardfile size to 120 MB.	
Media detection requirement added.  Indicated ISO 9660 required software support.  Recommended wiring the CD-ROM directly to the audio subsystem.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  Made parallel port optional.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Clarified hardfile implementation information.	"Hardfile" may imply only spinning media.
Indicated ISO 9660 required software support.  ISO 9660 does not effect the hardware configuration  Recommended wiring the CD-ROM directly to the audio subsystem.  Reference Implementation designed this way.  Reference Implementation designed this way.  Pointing device requirements were not clear.  Audio requirements were not precise and need more description.  Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  A smaller footprint is possible without a parallel port.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added PCMCIA information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Defined hardfile size as formatted, uncompressed space.	Hardfile size was not specific.
Recommended wiring the CD-ROM directly to the audio subsystem.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Audio requirements were not clear.  Audio requirements were not precise and need more description.  Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  A smaller footprint is possible without a parallel port.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added PCMCIA information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Media detection requirement added.	Some operating systems use media detection.
the audio subsystem.  Clarified pointing device requirements.  Clarified and expanded audio requirements.  Audio requirements were not precise and need more description.  Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  A smaller footprint is possible without a parallel port.  Clarified DMA controller information.  Clarified DMA controller information.  DMA controllers should not alias.  Enhanced IDE will have several advantages.  Added and updated references in Section 2.9.8.  PCI and PCMCIA references needed to be updated.  Added PCMCIA information in Section 2.9.9.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Indicated ISO 9660 required software support.	ISO 9660 does not effect the hardware configuration
Clarified and expanded audio requirements.  Audio requirements were not precise and need more description.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  Made parallel port optional.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  Audio requirements were not precise and need more description.  Audio requirements were not precise and need more description.  Big-Endian applications which write directly to graphics need Big-Endian design in Signatory.  Big-Endian applications which write directly to graphics need Big-Endian design we not clear why an operating system service needed.  It was not clear what combinations of size and	Recommended wiring the CD-ROM directly to the audio subsystem.	Reference Implementation designed this way.
Added Bi-Endian graphics adaptor requirement.  Big-Endian applications which write directly to graphics need Big-Endian adaptors.  Made parallel port optional.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and It was not clear what combinations of size	Clarified pointing device requirements.	Pointing device requirements were not clear.
graphics need Big-Endian adaptors.  Made parallel port optional.  A smaller footprint is possible without a parallel port.  Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added PCMCIA information in Section 2.9.9.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Clarified and expanded audio requirements.	1
Clarified DMA controller information.  Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  DMA controllers should not alias.  Enhanced IDE will have several advantages.  PCI and PCMCIA references needed to be updated.  Solaris information was missing.  The architecture allows storage combining.  It was not clear why an operating system service needed.  The impacts on software of Bi-Endian design we not completely defined.  It was not clear what combinations of size and	Added Bi-Endian graphics adaptor requirement.	
Recommended the enhanced IDE.  Added and updated references in Section 2.9.8.  Added PCMCIA information in Section 2.9.9.  Added PCMCIA information in Section 2.9.9.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  It was not clear why an operating system service needed.  It was not clear why an operating system service needed.	Made parallel port optional.	A smaller footprint is possible without a parallel port.
Added and updated references in Section 2.9.8.  PCI and PCMCIA references needed to be updated.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  PCI and PCMCIA references needed to be updated.  The PCMCIA requirements needed to be expanded.  Solaris information was missing.  It was not clear why an operating system service needed.  The impacts on software of Bi-Endian design we not completely defined.  It was not clear what combinations of size and	Clarified DMA controller information.	DMA controllers should not alias.
updated.  Added PCMCIA information in Section 2.9.9.  The PCMCIA requirements needed to be expanded.  Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  Updated.  The PCMCIA requirements needed to be expanded.  Solaris information was missing.  The architecture allows storage combining.  It was not clear why an operating system service needed.  The impacts on software of Bi-Endian design we not completely defined.  It was not clear what combinations of size and	Recommended the enhanced IDE.	Enhanced IDE will have several advantages.
Added Solaris information to Chapter 2 and Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and It was not clear what combinations of size and	Added and updated references in Section 2.9.8.	
Appendix G.  Explained the software impact of storage combining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  The architecture allows storage combining.  It was not clear why an operating system service needed.  The impacts on software of Bi-Endian design we not completely defined.  It was not clear what combinations of size and	Added PCMCIA information in Section 2.9.9.	-
bining in Section 3.2.  Defined the code sequence for synchronizing the I and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in  It was not clear why an operating system service needed.  The impacts on software of Bi-Endian design we not completely defined.  It was not clear what combinations of size and	Added Solaris information to Chapter 2 and Appendix G.	Solaris information was missing.
and D cache in Section 3.5.  Added information regarding Bi-Endian design in Section 3.12.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Explained the software impact of storage combining in Section 3.2.	The architecture allows storage combining.
Section 3.12. not completely defined.  Defined terms and corrected errors in the tables in It was not clear what combinations of size and	Defined the code sequence for synchronizing the I and D cache in Section 3.5.	It was not clear why an operating system service needed.
	Added information regarding Bi-Endian design in Section 3.12.	The impacts on software of Bi-Endian design we not completely defined.
	Defined terms and corrected errors in the tables in Section 3.15 and 3.16.	

Content of the Change	Reason for the Change
Included the device drivers in the RTAS definition in Section 4.4.	Device drivers provide an abstraction function.
Abstraction only required in Section 4.4.3, if the operating system manages coherence.	Flushing buffers is not supported by some operating systems.
Provided for alternate sources of PCMCIA Socket Services.	Some operating systems supply PCMCIA Socke Services device drivers.
Added new appendix section.	provide information about the PowerPC Binding to IEEE 1275.
Added discussion of implementation attributes of coherence.	Subtleties of maintaining coherence needed to be explained in Section 3.2.
Noted that the 601 prefetches as if storage was not guarded.	Section 3.3 required clarification that the 601 treats storage as not guarded.
Defined operation in an environment with load and store combining.	Load and store combining has an effect on Syste I/O, Section 3.4.
Clarified the approach for bus resource locking.	Section 3.6 needed to define bus resource locking
Section 3.8 defined addresses for 64-bit implementations.	A 64-bit address space may change addresses.
Section 3.8 now recommends an approach for abstracting the memory map.	Memory map is not defined in the architecture.
Indicated that software must program to the weakly ordered model.	Section 3.9 indicated that systems must be weakl ordered.
Noted changes in the approach for supporting hibernation and suspend.	Section 3.11.1 was not consistent with the current implementations.
Clarified the software and hardware support for power management.	Section 3.11.3 needed to be clarified.
Defined Bi-Endian requirements and implementation.	Section 3.12 must allow all Bi-Endian implementations.
Restructured Section 3.13.	Section 3.13 has some non-multiprocessor information and implementation information.
Defined the requirements for a bridge in Section 3.15 and added load and store combining considerations.	To define the specific requirements.
Defined the requirements for a bridge in Section 3.16 and corrected some entries in the table.	To define the specific requirements.
Clarified that non-word-aligned floating-point uncached loads or stores need not be supported.	Section 3.17.6 does not allow word-aligned floating-point.
Clarified that the special direct store should be encapsulated.	Section 3.17.8 must allow use of the special direct store segment.
Added clarification in Section 4.1.	It was not clear that hardware vendors are responsible for supplying replacement abstraction.
Allowed for PCMCIA device drivers.	Section 4.4.12 did not discuss PCMCIA drivers.

Content of the Change	Reason for the Change
Reworked Section 5.0 to include the Open Firmware requirement and describe both the conventional (i.e. legacy) approach and Open Firmware approach.	Open Firmware should be made a requirement
Defined the addressing state in Section 5.4.1.	The addressing mode at the end of boot was no clear.
Added Section 5.4.2, which defines the conditions for getting service from Open Firmware during run-time.	Open Firmware may supply some function dur run-time.
Added Section 5.5.5.2 to describe NVRAM.	The NVRAM header file is hard to read.
Section 5.6 notes that Open Firmware will replace Residual data.	Open Firmware supplies information which is a contained in Residual data.
Added section 5.6.2.	Some terminology in Residual data is Plug and Play.
Added section 5.7 to describe Open Firmware.	Open Firmware is in the appendix.
Defined serial port addresses and reserved some addresses.	Section 6.1.5 does not define all serial port addresses.
Made changes in Sections 6.1.5.3, 6.1.5.8, and 6.1.5.9.	The meaning of some bits changed in port 80C 81C, and 850.
Section 6.1.6 defines that all PCI interrupts go to 15.	PCI interrupts are routed to a single interrupt.
Section 6.3.3.1, A.1.8, and A.2.5 were changed.	System I/O bridge changed to a ZB part number
Section 6.4 was modified to show different Endian switching and clarify that this approach applies only to 601.	Endian switching with cache enabled is easier.
Section 6.4 defines the implications on boot and Endian switching.	Endian switching is dependent upon the location of the byte reversal.
Sections 6.7.1 and 6.7.4 were changed.	Some signal names were changed.
Section 6.7.3 includes better figures and more part numbers.	To define the SRAM used in the cache.
Section A.1.2 was modified to show different Endian switching and clarify that this approach applies to other PowerPC processors.	Endian switching with cache enabled is easier.
Section A.1.2 defines the implications of boot and Endian switching.	Endian switching is dependent upon the location of the byte reversal.
Changed section A.1.13.	PCMCIA controller was changed.
Section A.4 and A.5 show more PCI adaptors.	More PCI adaptors should be included in higher performance systems.
Clarified and expanded the implementation information in Section A.6.	Alternate interrupt structures needed for multiprocessors.
Section B.4 indicates multiple apertures are an alternative.	Multiple apertures could be used to address eac graphics pixel depth.

Content of the Change	Reason for the Change
Section C.1 included.	Some devices (e.g. keyboard) are listed under a bus heading.
Expanded list of graphics adaptors in Section C.2.	Latest models of graphics adaptors were not liste
Added PCMCIA bridges in Section C.3.	To expand the list of PCMCIA bridges.
Added explanation in Section C.5.	The 1.2 MB capacity varies the disk speed.
Section D.1 now lists the Windows NT porting center.	A Windows NT porting center is available.
Clarified processors supported in Sections D.5.1, E.5.1, and F.5.1.	Not every PowerPC processor may be supported by every operating system.
Sections D.5.5, D.12, E.5.4, E.12, F.5.4, F.5.5, and F.12 were changed to indicate what was required by the standard hardware configuration.	Some requirements for devices are not operating system requirements.
Sections D.6, E.6, and F.6 were clarified.	Tape drive is recommended as a backup medium
Section D.8 includes a new table.	To indicate the effect on software of hardware changes.
Section E.1 contains new contact numbers.	contact numbers were incorrect.
Sections D.3, E.3, and F.3 were added.	To include some of the operating environment characteristics of the operating system.
Sections E.1 and E.4 were changed.	The AIX product plan was revamped.
Sections E.5.5 and E.5.6 were changed.	AIX is dependent upon the native attachment of devices.
Section E.8 removed any notion of a abstraction layer.	The AIX kernel is the software abstraction for AIX.
Reworded Section F.1.	Workplace OS is not an operating system, but a kernel which supports operating systems.
Appendix G was filled out.	Information for the Solaris operating system was obtained.
Appendix I now contains the PowerPC supplement to IEEE 1275 for Open Firmware.	To publish the PowerPC specific Open Firmwar information.
The Bibliography was expanded to include every referenced document.	The Bibliography was not complete.
The Additional Information section was expanded.	To indicate where documents can be ordered.
Changes for Version 1.1	
Various clerical changes.	To correct some minor typographical errors.
Corrected references to <i>The PowerPC Architecture</i> manual in Chapter 2 and the Bibliography.	This manual is now published by an outside publisher.
Added recommendation for software in Sections 2.3.2 and 6.3.3.2.	The floppy light will light during polling.
Identified the IEEE definition of the ISA bus in Section 2.9.10.	The IEEE ISA bus document was not defined.

Table 1 (Page 9 of 9). History of Changes to the Specification	
Content of the Change	Reason for the Change
Clarified the resource locking information in Section 3.6.	The resource locking section needed more information.
Deleted reference in Section 3.12.1.	A doubleword byte reversal instruction was not defined.
Indicated a second source for the paper in Section 3.12.1.	To make it easier for the public to obtain technical reports.
Deleted a requirement in Section 5.1.2.	There is no reason to restrict booting to 16 colors
Indicated in Section 5.4.1 that the boot is allowed to pass control in Little-Endian mode in some situations.	Boot should be able to pass control to Little- Endian operating systems in Little-Endian mode.
Changes made in Sections 5.5.5.1, 5.6.1 and 5.6.2.	Development has shown errors and a need for additional information in the NVRAM, Residual and PNP structures.
Defined the CRC algorithm in Section 5.5.5.2.	The CRC polynomial was not defined.
In Section 5.6, described and referenced the additional appendices.	include vendor-specific Plug and Play extensions used by AIX and a residual data dump.
Clarified in Section 6.2.5 the clock chips used in the Reference Implementation.	To define the clock chips.
In Appendix A.1.14, defined the Western Digital device.	The graphics adaptor in the Portable was not defined.
Several changes were made in Appendix A.1.	The implementation of the portable has changed slightly.
Described AIX 4.1.1 in Appendix E.	AIX has been updated since this specification was first published.
Appendix I is the updated version of the PowerPC supplement.	The PowerPC Open Firmware committee has an approved version of the supplement.
The section titled "Obtaining Additional Information" was updated.	This specification is available electronically.

### 1.0 Introduction

Today's computer systems exist in a wide range of environments, from hand-held portables to room-size mainframes. The largest percentage of computer systems are personal-use systems based on the IBM PC/AT\*, Apple Macintosh\*\*, or a variety of workstation-level RISC architectures. These machines cover the needs of personal productivity, entry engineering design, entry commercial data management, information analysis, and database, file, and application servers. But with all their performance and functionality, their architectures can limit the systems designer's ability to add new features without jeopardizing operating system or application compatibility. These limitations restrict the use of hardware and software enhancements which promise improved user interfaces, faster system performance, and broader operating environments.

Technological advances have outpaced the computer industry's ability to utilize them. Application and operating system compatibility issues prevent system designers from using many new architectures and interfaces. Many times, system designers must carry obsolete hardware structures to maintain compatibility. To be sustainable and continue to grow, the computer industry must define computer architectures which allow system and application designs to utilize the latest silicon, interface, storage, display and software technologies. The key to these new computer architectures is the ability of the software to abstract the hardware from the operating system kernel and applications without sacrificing compatibility or performance.

### 1.1 PowerPC Reference Platform Philosophy

The creators of the *PowerPC\* Reference Platform Specification* believe that software, from power-on self test (POST) and diagnostics to operating systems and applications, drives the usability and acceptance of a computer system. The computer user judges the effectiveness of a system by its user environment, responsiveness, functionality, and reliability. The system software controls these attributes by leveraging the hardware features and performance to provide a total system solution.

Independent software vendors need the promise of a large installed base of hardware systems to justify the development expense for today's operating systems and applications. To create this large installed base of systems, an industry-standard computer system architecture is required. This computer system architecture must yield systems for the personal computer and workstation industry that leverage the latest digital technologies. The key features of the architecture must be: 1) its ability to allow hardware vendors to differentiate, 2) its ability to use industry-standard components and interfaces, and 3) its ability to support optimization of operating system and application performance. This type of open system architecture allows hardware system vendors to develop differentiated yet compatible systems -- each system is able to run any of the compatible operating systems as well as applications ported to those operating systems and the system architecture.

### 1.2 Purpose of Document

The PowerPC Reference Platform Specification provides a description of the devices, interfaces, and data formats required to design and build a PowerPC based industry-standard computer system. It is written to create a hardware standard, which when coupled with the hardware abstraction software provided by the operating system or hardware system vendors, allows the computer industry to build PowerPC systems which all run the same shrink-wrapped operating systems and the same shrink-wrapped applications for those operating environments. This specification defines a system architecture which covers most traditional computer systems, from portables to servers. It gives system developers the freedom to choose the level of market differentiation and enhanced features required in a given computing environment without carrying obsolete interfaces or losing compatibility.

This specification defines the minimum functional requirements needed for a compliant PowerPC Reference Platform implementation. It also provides a list of recommended hardware subsystems, devices and interfaces, which if used in a PowerPC Reference Platform implementation, yield a level of functionality required by most operating environments. This specification also describes a reference implementation which is a fully functional PowerPC Reference Platform system design supporting all operating systems and applications which are being ported to this reference platform. This Reference Implementation provides an example to which system developers can compare, allowing them a better understanding of their own design goals. The reference implementation may be built by any system vendor seeking to minimize development expense for software and hardware. But hardware platform developers maintain freedom of implementation below the level of the abstracted interfaces defined by each of the operating systems. A hardware system vendor may change subsystems from those used in the Reference Implementation. Abstraction software must be supplied for the supported operating systems by either the hardware system vendor or operating system vendor.

The PowerPC Reference Platform Specification is written primarily for system developers. It defines the hardware devices, subsystems, interfaces and firmware required for a compliant implementation. It contains operating system-specific descriptions and references to their hardware abstraction approach. The combination of abstraction software and this pliant hardware specification allows system vendors to differentiate while maintaining binary compatibility at the operating system and application level. This system implementation flexibility is called "compatible differentiation." Compatibility is achieved through the use of industry-standard interfaces, system structures, device drivers, and software abstraction of hardware subsystems. The software abstraction of hardware provides expanded opportunities for differentiation by allowing enhancement of the Reference Implementation with devices abstracted from the operating systems and applications. Since abstraction layers and device drivers are operating system dependent, this differentiation comes at a cost—differentiation requires the hardware system vendor or operating system vendor to develop software for each operating system to be supported.

Subsystem and chip vendors may also reference these specifications when developing support devices for these systems. But many of these vendors will want to consult with a system design group to understand the requirements of a given environment. It will be impossible for a single chip set to provide optimal performance and function for all cost points and all operating environments. Cost, performance, functionality, silicon process characteristics and development time will drive many design decisions.

Finally, operating system vendors may use this specification as a reference to determine the level of functionality required in a hardware abstraction layer. The specification shows the hardware subsystems which are likely to change and therefore may need hardware abstractions. Recommendations regarding the functionality of abstraction layers are also made.

### 1.3 PowerPC Reference Platform Goals

The goals of this specification are as follows:

- To create an open industry standard to be used for the implementation of PowerPC based systems and to support the hosting of operating systems and applications to PowerPC Reference Platforms. This specification itself is available to the industry and can be used by any hardware or software vendor to develop PowerPC products.
- To provide a specification which covers most traditional computing environments, from portables to servers. Eventually, nontraditional information systems like PDAs and Personal Communicators will be covered as addenda or new chapters to the base specification. This specification will grow as new computing environments are defined. This specification will continue to provide open industry-standard system architectures to hardware and software vendors.
- To leverage the high-volume personal computer component market for chip sets, devices and subsystems whenever possible. Many parts of a computer system need not be differentiated from other competitors.

Certain system attributes like low-speed communication ports can be easily implemented with off-the-shelf parts. Being able to use readily available personal computer components minimizes system cost; minimizes development time and expense; provides multiple suppliers; and simplifies porting of many operating systems, firmware and device drivers.

- To leverage existing and future industry-standard buses and interfaces. Existing bus architectures (i.e. ISA, VME, Micro Channel Architecture\* (MCA), NuBus, etc.) provide an established base of adaptors and are well understood by card and system designers. These existing bus architectures also have a proven level of performance and functionality. Also, established industry-standard interfaces (i.e. SCSI, IDE, LocalTalk\*\*, Ethernet\*\*, etc.) and newer bus architectures, interfaces and protocols (i.e. PCI, PCMCIA, Serial SCSI, ATM, etc.) provide higher levels of performance or utility not achievable by the older standards. The *PowerPC Reference Platform Specification*, coupled with software abstractions of hardware and device drivers, allows the system designer to determine which buses, interfaces, and protocols best suit the target system environment.
- To allow compatible differentiation through the use of abstracted hardware interfaces and device drivers. The operating systems written for PowerPC Reference Platform-compatible systems will provide a predefined level of loadable abstractions. This allows hardware subsystem and interface variations without affecting compatibility with the operating system kernels and their respective applications. The *PowerPC Reference Platform Specification DOES NOT* define a universal BIOS in ROM because that would tie all operating systems to a single difficult-to-change interface, defined in terms of current technology. Operating systems can optimize their abstraction interfaces while supporting a wide range of environments and implementations. This structure can also leverage new software and hardware technologies without losing compatibility with older systems or applications.
- To provide address map relocation. Another key attribute of this specification is the relocatability of devices and subsystems within the PowerPC address space. Subsystem address information, which defines where I/O devices reside, is stored by the system designer and passed to the operating systems. The architecture also allows the use of multiple and identical buses and adaptors in the same system without address conflicts. This is very important in computing environments requiring a significant amount of I/O.
- To place control of power management in the operating system. It is important that the combination of hardware and software systems be designed to minimize power consumption through automatic powersaving methods. For environmental and cost reasons, systems not being used should minimize their power consumption. The goal is to have all PowerPC Reference Platform systems be power-conscious and conserve energy whenever possible.

### 1.4 Scope

The *PowerPC Reference Platform Specification* is targeted primarily to system design houses, but provides valuable information for operating system, device driver, adaptor, and ASIC vendors. It will also assist value-added resellers. The specification supports all 32-bit PowerPC processors. It is intended to cover the following systems: portables, medialess systems, desktops, workstations, and servers. The specification allows support for multiple operating systems, each using different methods of abstracting hardware variations. Finally, because the *PowerPC Reference Platform Specification* requires machine abstractions, the specification accommodates the evolution of software and hardware technologies without losing system compatibility.

The PowerPC Reference Platform Specification covers these main areas:

· Hardware Configuration

The hardware configuration defines the minimum and recommended hardware standards and capacities required to be PowerPC Reference Platform compliant and compatible with targeted operating environ-

ments. This section describes memory system, storage media, human interfaces, I/O device and expansion requirements for a PowerPC Reference Platform-compliant system.

#### Architecture

The system architecture defines the minimum and recommended hardware system attributes required to design a compatible computer system. This section describes the key hardware and software architecture attributes and restrictions defined for PowerPC Reference Platform compliance.

#### • Machine Abstractions

The Machine Abstractions section defines in general the approaches that software should take to bridge differences within PowerPC Reference Platform subsystems. Specific implementations of the machine abstraction are described and referenced in appendices for each operating system. System vendors may use this material to decide which subsystems can vary between PowerPC Reference Platform implementations.

#### · Boot Process and Firmware

This section provides information on standard software features supported by ROM-based system code. This covers all code executed before control is passed to the operating system kernel. Storage locations for product configuration data are also defined. This section defines the PowerPC Reference Platform boot architecture, which supports all targeted operating systems. This section also defines the boot structure used for loading operating systems from floppy, hardfile, CD-ROM, or networks.

### • Reference Implementation

This section describes an example implementation of a PowerPC Reference Platform-compliant system. This description may be used as a high-level design for vendors wanting to produce a compatible system or may be used as an example for vendors who want to produce a differentiated system. For those who require more detail, design kits for this reference implementation are available and may be obtained through the telephone numbers listed in the section of this document entitled "Obtaining Additional Information."

### 1.5 PowerPC Reference Platform Brand and Certification

- To support the establishment of the PowerPC Reference Platform as an open standard and to verify consistency with the architecture, a PowerPC Reference Platform brand and certification process will be established.
- / A hardware platform which passes the hardware compliance verification may use the "PowerPC Reference
- / Platform Compliant" brand or icon. Operating systems which pass the operating system compliance verifi-
- / cation may also use this label. This brand will be a helpful communications tool within the marketplace,
- identifying systems which are ready to use compatible operating systems and applications. Also, this brand
- will be helpful within the development community, between system developers and operating system devel-
- opers, for the communication of function and requirements.
- / One or more independent laboratories will be qualified to provide the PowerPC Reference Platform Specifi-
- cation certification for systems and operating systems. These laboratories will perform the verification and
- approve results to provide certification of a PowerPC Reference Platform-compliant hardware system or
- operating system.
- / For certification, a hardware system must demonstrate compliance to all hardware and firmware require-
- ments in this specification in Sections 2.0, "Hardware Configuration," 3.0, "Architecture Guidance," and 5.0,
- / "Boot Process and Firmware." The system vendor will need to provide design details to the certification
- / laboratory in enough detail to demonstrate compliance to the requirements. The system vendor will have to
- provide samples of the hardware system to the certification laboratory. The certification laboratory will
- perform inspections and run test software on these samples.

- / In addition, a hardware system must demonstrate that it runs one of the operating systems ported to a
- / PowerPC Reference Platform. These operating systems are listed in the appendices of this specification.
- / The system vendor must provide any requisite abstraction software to the certification laboratory. The labo-
- / ratory will use a suite of functional tests to demonstrate that an operating system and some of its applica-
- / tions run on the platform. Systems certified as PowerPC Reference Platform compliant will be permitted to
- / use the brand and must identify the specific operating systems which they support. However, all operating
- / systems do not need to be certified on a vendor's system.
- / Operating systems which have been ported to PowerPC Reference Platform-compliant systems and which
- / comply with the software requirements in this document may be certified as PowerPC Reference Platform
- / compliant. Operating system requirements occur primarily in Section 4.0, "Machine Abstractions," but
- / some functions are defined in other sections. An operating system vendor would present its design and the
- / PowerPC version of the operating system to the certification laboratory. The laboratory would verify
- / through inspection and testing that the operating system met the requirements. An operating system which
- / is certified may display the PowerPC Reference Platform brand. Those that do not comply with the require-
- / ments may identify the specific hardware systems to which they have been ported.
- / Applications which have been rehosted to run on PowerPC Reference Platforms may be labeled as
- / "PowerPC Reference Platform Ready" and indicate the operating system under which the application runs.
- / No certification of applications is planned.

## 2.0 Hardware Configuration

- / This section describes standard subsystems that make up PowerPC Reference Platform-compliant systems.
- / The minimum compliant configuration and several other configurations are specified as sets of these subsys-
- / tems. Configuring PowerPC Reference Platform systems from standard subsystems guarantees a set of func-
- / tions and capabilities that are available to the operating systems and application software.
- / The next eight subsections discuss functions, requirements and recommendations pertaining to the processor,
- / memory, storage, human interface, Real-Time Clock, connectivity, expansion bus(es), and additional subsys-
- / tems. The ninth subsection defines interface standards for some of those subsystems. The last subsection
- / defines five typical configurations and summarizes required and recommended subsystems for each configura-
- / tion as well as for a minimum PowerPC Reference Platform-compliant machine. A table at the end of the
- / section shows the minimum requirements for a subset of each operating system targeted to be hosted on
- / PowerPC Reference Platform hardware systems.
- / Some capabilities described within this section are required to support at least one of the operating systems. These capabilities are stated in terms of "must." Every PowerPC Reference Platform-compliant machine must have these capabilities. Some capabilities are recommended for better usability or performance or to allow all operating systems to run on a PowerPC Reference Platform hardware system. These capabilities are described in terms of "recommended" or "strongly recommended." Those capabilities necessary to run all operating systems are identified. Some capabilities, while recommended in some configurations for performance reasons, are only optional in other configurations because of size, cost, power consumption or
- / other considerations. In some cases, additional information is presented to help explain the implementation
- / of these requirements and recommendations. These requirements, recommendations, and miscellaneous
- / points are intended for construction of systems in the near term. As technology evolves they will be changed so that this specification stays current.

Hardware system vendors have to build systems that run effectively across the operating environments in which they expect to market their systems. It is possible to build a PowerPC Reference Platform-compliant hardware system that supports only one of the operating systems, but this is not a recommended approach.

/ By implementing all recommended system elements and features, hardware system vendors can ensure that target operating systems will be supported.

### 2.1 Processor Subsystem

/ This subsystem contains the processor(s) that operate on the data and instructions of the applications and operating systems. Requirements, recommendations and miscellaneous information follow:

### Requirements

• The processor subsystems for all compliant systems must comply fully with the PowerPC architecture. The PowerPC architecture is defined in *The PowerPC Architecture*, ISBN 1-55860-316-6. This architecture description is broken into three parts as defined below:

Book I, PowerPC User Instruction Set Architecture Book II, PowerPC Virtual Environment Architecture Book III, PowerPC Operating Environment Architecture

- The processor subsystem time base (described in *The PowerPC Architecture*, Book III) must produce a minimum timing resolution of 500 nsec.
- The PowerPC 601 maintains a Real-Time Clock (RTC) rather than the time base. This Real-Time Clock must be driven by a 7.8125-MHz oscillator.

#### Recommendations

Processor bus frequencies of at least 20 MHz are recommended under normal operating conditions (e.g. not in power savings modes).

#### Miscellaneous

- The architecture does not dictate the source of the time base frequency and other frequencies within the system. The 603, for example, increments the time base once every four bus clocks of the local PowerPC processor bus. In this case, the recommended minimum processor bus frequency of 20 MHz would support the time base resolution requirement.
- The PowerPC architecture requires that either a processor provide an implementation-specific interrupt to software when the time base frequency is changed and provide a means to determine the current update frequency, or the time base frequency must be under software control.

### 2.2 Memory Subsystems

Six memory subsystems are described in the following subsections: System Memory, System ROM, Non-volatile Memory, I/O Memory, System I/O, and External Cache.

### 2.2.1 System Memory

/ System Memory refers to the portion of the memory map for a system where executable instructions and data for the applications and operating systems reside. Requirements, recommendations, and miscellaneous information follow:

#### Requirements

- A system must have a minimum of 8 MB of System Memory, but some operating systems may require more.
  - A system must provide for expansion of System Memory to at least 16 MB.
  - System Memory must meet the coherency and serialization requirements defined in *The PowerPC Architecture*, Books II and III.
  - The processors of a system must be able to read and write System Memory.
  - The state of System Memory must be valid as long as power is applied to the memory subsystem.
  - The System Memory must support the processor memory transactions for all target processors except as described in Section 3.17, "PowerPC Architecture Features Not Recommended." All the transactions are defined in processor-specific user's manuals.
  - The memory controller for a system must fully decode the processor-generated addresses for System Memory and must not have aliases.

### Recommendations

- It is recommended that a minimum of at least 16 MB of System Memory be supplied on any system. With this amount of memory, a hardware system will support any one of the operating systems that will run on PowerPC Reference Platform systems (refer to appendices).
- It is strongly recommended that a hardware system provide expansion capability of System Memory to at least 32 MB.
- It is recommended that System Memory be either parity checking or error checking and correcting (ECC).

#### Miscellaneous

• System Memory is normally attached to a memory controller which is located on the local primary processor bus. Expansions to System Memory are added directly to the same bus on which the base

System Memory exists. System Memory and expansions to System Memory may be located elsewhere as long as coherency is maintained. The most common implementation of main memory is DRAM.

- A system vendor may put I/O device memory in the System Memory area. This memory is not
   reported as System Memory by the boot process, but is reported as part of the I/O adaptor information.
- Operating systems will treat this memory as I/O Memory. Cache snooping is not required for addresses
- in the range of the I/O device.

### 2.2.2 System ROM

/ System ROM contains the power-on and boot firmware and data required by the system. The size of System ROM is dictated by the size needed to hold the firmware required by the system. Typically System ROM is implemented using ROM, EPROM, or Flash ROM. Requirements, recommendations, and miscellaneous information follow:

### Requirements

- A system must include a System ROM.
- The System ROM must be readable by the system processor.
- System ROM must maintain its state in the absence of system power.
- If System ROM is cached, then System ROM must support burst transfers to the target processor.

#### Recommendations

• It is strongly recommended that System ROM on all systems be writable by the system processor (e.g. Flash ROM).

#### Miscellaneous

- System ROM is not guaranteed to be accessible to the System I/O processors.
- 5.0, "Boot Process and Firmware," describes the functions that the firmware in System ROM may perform.

### 2.2.3 Non-volatile Memory

Non-volatile Memory (NVRAM) is used to save system configuration and error indications across system boots. Requirements follow:

#### Requirements

- A system must contain a minimum of 4 KB of Non-volatile Memory.
- Non-volatile Memory must maintain its state in the absence of system power.
- Non-volatile Memory must be readable and writeable by the system processor.

### 2.2.4 I/O Memory

/ I/O Memory refers to the area of the memory map of a system where memory for devices resides. This memory is accessed by a system processor using load and store instructions. Examples of I/O Memory include graphics buffers, communications buffers, and I/O processor memory. Requirements and miscellaneous information follow:

#### Requirements

- Processor-generated addresses in the I/O Memory space must be converted by the system to the addresses of the I/O device on the I/O bus.
- The system must convert processor loads and stores for I/O Memory addresses to transfers and commands on the I/O bus.

### Miscellaneous

/

• I/O Memory may exist on the system expansion bus(es) and is part of the I/O subsystems. When located on these buses it is typically not cached. I/O Memory may also be located on the primary processor bus. In this case, it will participate in the hardware-managed coherency protocol, unless other ports to the same area interfere.