A hardware line connected to the interrupt controller chip which signals that a CPU interrupt should be generated.