Line 1: |
Line 1: |
| [[File:Mmxcpu1.jpg|thumb]] | | [[File:Mmxcpu1.jpg|thumb]] |
| [[File:Mmxcpu2.jpg|thumb]] | | [[File:Mmxcpu2.jpg|thumb]] |
| + | [[File:Pentiumbox.jpg|thumb]] |
| + | [[File:Pentiumpin.jpg|thumb]] |
| | | |
| First models of the Pentium line clocked in at 60/66MHz. Most CPUs will run a clock speed between 75-233MHz. | | First models of the Pentium line clocked in at 60/66MHz. Most CPUs will run a clock speed between 75-233MHz. |
Line 60: |
Line 62: |
| microprocessor that executed 3 to 4 million instructions per | | microprocessor that executed 3 to 4 million instructions per |
| second (MIPS). Available in speeds ranging from 16 MHz up to 33 | | second (MIPS). Available in speeds ranging from 16 MHz up to 33 |
− | MHz, the 80386 addresses up to 4 gigabytes of physical memory, | + | MHz, the [[Intel 80386]] addresses up to 4 gigabytes of physical memory, |
| and up to 64 terabytes of "virtual memory" (a technology | | and up to 64 terabytes of "virtual memory" (a technology |
| borrowed from mainframe computers that allows systems to work | | borrowed from mainframe computers that allows systems to work |
| with programs and data larger than their actual physical memory.) | | with programs and data larger than their actual physical memory.) |
| | | |
− | The 80386 provided for true, robust multitasking and the ability | + | The [[Intel 80386]] provided for true, robust multitasking and the ability |
| to create "virtual 8086" systems, each running securely in its | | to create "virtual 8086" systems, each running securely in its |
| own 1-megabyte address space. Like its predecessors, the i386 DX | | own 1-megabyte address space. Like its predecessors, the i386 DX |
Line 77: |
Line 79: |
| cache memory, and cache controller--a total of 1.2 million | | cache memory, and cache controller--a total of 1.2 million |
| transistors--all on a single chip. Operating at an initial speed | | transistors--all on a single chip. Operating at an initial speed |
− | of 25MHz, the Intel486 DX CPU processed up to 20 MIPS. At its | + | of 25MHz, the [[Intel 80486]] DX CPU processed up to 20 MIPS. At its |
| current peak speed of 50 MHz, the Intel486 DX CPU processes up | | current peak speed of 50 MHz, the Intel486 DX CPU processes up |
− | to 41 MIPS. By incorporating RISC principles in its CPU core | + | to 41 MIPS. By incorporating [[RISC]] principles in its CPU core |
− | (specifically, instruction pipelining), the Intel486 DX CPU is | + | (specifically, instruction pipelining), the [[Intel 80486]] DX CPU is |
| able to execute most instructions in a single clock cycle. In | | able to execute most instructions in a single clock cycle. In |
| spite of these powerful new features, the Intel486 DX | | spite of these powerful new features, the Intel486 DX |
Line 126: |
Line 128: |
| generation circuitry, and interface to the data cache. | | generation circuitry, and interface to the data cache. |
| | | |
− | While the Intel486 microprocessor incorporated a single 8 Kbyte | + | While the [[Intel 80486]] microprocessor incorporated a single 8 Kbyte |
| cache, the Pentium processor features two 8K caches, one for | | cache, the Pentium processor features two 8K caches, one for |
| instructions and one for data. These caches act as temporary | | instructions and one for data. These caches act as temporary |
Line 561: |
Line 563: |
| | | |
| | | |
− | [[Category:Computing]]
| |
| [[Category:Processors]] | | [[Category:Processors]] |
| [[Category:Pentium]] | | [[Category:Pentium]] |