Please consider a donation to the Higher Intellect project. See https://preterhuman.net/donate.php or the Donate to Higher Intellect page for more info. |
Difference between revisions of "PowerPC 604"
Jump to navigation
Jump to search
Line 3: | Line 3: | ||
Developed as part of the Apple/IBM/Motorola alliance. The 604 was used in a number of [[Apple Computer]] systems, some IBM RS/6000 models and other systems/applications. This CPU is also used in the [[Motorola Atlas]] system. | Developed as part of the Apple/IBM/Motorola alliance. The 604 was used in a number of [[Apple Computer]] systems, some IBM RS/6000 models and other systems/applications. This CPU is also used in the [[Motorola Atlas]] system. | ||
− | ==PowerPC 604e | + | =General Information= |
+ | The principal features of the PowerPC 604 microprocessor include | ||
+ | * full RISC processing architecture | ||
+ | * parallel processing units: one load-store unit, two integer units, one complex integer unit, and one floating-point unit | ||
+ | * a branch manager that can usually implement branches by reloading the incoming instruction queue without using any processing time | ||
+ | * an internal memory management unit (MMU) | ||
+ | * separate built-in caches for data and instructions, 16 KB each, four-way set associative | ||
+ | |||
+ | =PowerPC 604e= | ||
Improves performance over the 604 with additional L1 cache and faster clock speeds. | Improves performance over the 604 with additional L1 cache and faster clock speeds. | ||
=See Also= | =See Also= | ||
* [[Apple Computer]] | * [[Apple Computer]] | ||
− | + | * [[PowerPC 601]] | |
[[Category:Computing]][[Category:Apple]] | [[Category:Computing]][[Category:Apple]] |
Revision as of 11:49, 24 June 2020
Developed as part of the Apple/IBM/Motorola alliance. The 604 was used in a number of Apple Computer systems, some IBM RS/6000 models and other systems/applications. This CPU is also used in the Motorola Atlas system.
General Information
The principal features of the PowerPC 604 microprocessor include
- full RISC processing architecture
- parallel processing units: one load-store unit, two integer units, one complex integer unit, and one floating-point unit
- a branch manager that can usually implement branches by reloading the incoming instruction queue without using any processing time
- an internal memory management unit (MMU)
- separate built-in caches for data and instructions, 16 KB each, four-way set associative
PowerPC 604e
Improves performance over the 604 with additional L1 cache and faster clock speeds.