Please consider a donation to the Higher Intellect project. See https://preterhuman.net/donate.php or the Donate to Higher Intellect page for more info.

PowerPC 604: Difference between revisions

From Higher Intellect Vintage Wiki
No edit summary
No edit summary
(5 intermediate revisions by the same user not shown)
Line 2: Line 2:


Developed as part of the Apple/IBM/Motorola alliance. The 604 was used in a number of [[Apple Computer]] systems, some IBM RS/6000 models and other systems/applications. This CPU is also used in the [[Motorola Atlas]] system.
Developed as part of the Apple/IBM/Motorola alliance. The 604 was used in a number of [[Apple Computer]] systems, some IBM RS/6000 models and other systems/applications. This CPU is also used in the [[Motorola Atlas]] system.
=General Information=
The principal features of the PowerPC 604 microprocessor include
* full RISC processing architecture
* parallel processing units: one load-store unit, two integer units, one complex integer unit, and one floating-point unit
* a branch manager that can usually implement branches by reloading the incoming instruction queue without using any processing time
* an internal memory management unit (MMU)
* separate built-in caches for data and instructions, 16 KB each, four-way set associative
=PowerPC 604e=
Improves performance over the 604 with additional L1 cache and faster clock speeds.


=See Also=
=See Also=
* [[Apple Computer]]
* [[Apple Computer]]
* [[PowerPC 601]]


 
[[Category:Apple]]
[[Category:Computing]][[Category:Apple]]
[[Category:Processors]]
[[Category:Processors]]
[[Category:IBM]]
[[Category:Motorola]]
[[Category:PowerPC]]

Revision as of 00:17, 26 September 2020

Developed as part of the Apple/IBM/Motorola alliance. The 604 was used in a number of Apple Computer systems, some IBM RS/6000 models and other systems/applications. This CPU is also used in the Motorola Atlas system.

General Information

The principal features of the PowerPC 604 microprocessor include

  • full RISC processing architecture
  • parallel processing units: one load-store unit, two integer units, one complex integer unit, and one floating-point unit
  • a branch manager that can usually implement branches by reloading the incoming instruction queue without using any processing time
  • an internal memory management unit (MMU)
  • separate built-in caches for data and instructions, 16 KB each, four-way set associative

PowerPC 604e

Improves performance over the 604 with additional L1 cache and faster clock speeds.

See Also